SECTION 32

SWITCH UNIT UN9/532



Fig. 32.1 Circuit of the UN9/532

Introduction

The UN9/532 accepts a 1-volt p-p video signal and operates two relays if the input is on the 405-line standard.

The UN9/532 is constructed on a CH1/12A chassis with index peg positions 17 and 28.

Circuit Description

The circuit is given in Fig. 32.1. If the input is capacitively coupled to its source, transistor TR1 behaves as a simple sync-separator stage. Capacitor C1 and inductor L1 form a series tuned circuit resonant at 10·125 kHz. On the 405-line standard a 10-kHz signal is produced which is d.c.-restored by capacitor C2 and diode D1. The signal is peak detected by diode D2 and capacitor C4. With no 10-kHz signal transistor TR4 is reversed biased by zener diode D3. With a 10-kHz signal transistors TR4 and TR5 conduct operating relays RLA and RLB.

MJR 11/66