Issue 1 19.9.74

# DESIGNS DEPARTMENT MANUFACTURING INFORMATION

No. 5.258(74)

Oscillation Variable Frequency

(Frequency Synthesiser)

053/507

G.G. JOHNSTONE for Head of Designs Department

Written by: M.T. Ellen

JJS

D.D.M.I. NO. 5.258(74) Title Sheet

BBC

This drawing/specification is the pharty of the British Broadcasting Corporation and may not be reproduced or disclosed to a third party in any form without the written permission of the Corporation.

DS/SPA4

### DESIGNS DEPARTMENT MANUFACTURING INFORMATION

# NO.5.258(74)

### OSCILLATOR VARIABLE FREQUENCY

# (FREQUENCY SYNTHESISER)

# 083/507

### CONTENTS

### Specification

- 1. Introduction
- 2. Mechanical
- 3. Electrical.

### Production Test Schedule

- 1. Drawings
- 2. Test Equipment
- 3. Mechanical Inspection
- 4. Alignment and Test.

### DRAWINGS

Circui	it	D	36141	Al	
Parts	List	D	36142	A4	
Asseml	oly and Wiring	D	36143	Al	
Detail	Ls	D	36144	Al	
P.B.1	Comp. Loc.	D	36147	A2	
	Drilling	D	36148	A4	
P.B.2	Drilling	D	36150	A4	
P.B.3	Comp.Loc.	D	36153	A3	
P.B.3	Drilling	D	36154	A4	
	& Frequencies in 083/507	DS	K 1626	2 A3	

This drawing/specification is the prof. of the British Broadcasting Corporation and may not be reproduced or disclosed to a third party in any form without the written permission of the Corporation.

BBC

D.D.M.I. 5.528(74) Content Sheet

#### INTRODUCTION: 1.

This unit is a frequency synthesiser for use in the UHF Test Equipment type EP14M/507. It can produce frequencies in the range 908MHz to 1284MHz at intervals of 8MHz with a high degree of stability. These frequencies are used in the EP14M/507 to produce input and output channels 21 to 68. (There are two synthesisers in each UHF Test Equipment, one for the transmitter section and one for the receiver section). The output frequency is selected by setting code switches on the front panel of the EP14M/507, to the required channel.

Good frequency stability is obtained by phase locking the voltage controlled oscillator (VCO) to a very stable reference oscillator (OS2/526), Provision is made for the phase locked loop to be broken so that the VCO frequency can be controlled by an external voltage. This facility is used in the EP14M/507 in order to provide frequency sweep and spectrum analyser facilities.

The VCO has two indentical outputs at approximately +8dBm and with about 30dB isolation. When phase locked one of the outputs is used to drive the phase locked loop, but when the VCO is used in the sweep mode both outputs may be used to drive external circuitry. This facility enables a tracking generator / spectrum analyser function to be provided in the EP14M/507.

The synthesiser also produces an output in the range 8MHz to 384MHz which can be phase locked at intervals of 8MHz or swept.

An output for a light emitting diode is provided to indicate when the unit is functioning correctly. The light goes out when the VCO is phase locked or when the sweep facility has been selected.

The synthesiser has been designed to enable channels 21 to 68 to be produced. If the code switches are set below channel 21 or above channel 68 a false output is obtained.

Further information may be found in Designs Department Technical Memorandum No. 5.91(74).

# 2. MECHANICAL

The unit consists of three printed circuit boards. Board 2 (VCO and UHF amplifiers) is 3.75" x 1.5" and mounted inside a metal box which is mounted on Board 1. Board 1 (8" x 5") is mounted inside a chassis type CH1/68; this is

D.D.M.I. No.5.258(74)

DS/SPA4

Sheet 1 of 4 sheets

party in any form the Corporation. This drawing/specification is the prop Broadcasting Corporation and iced or disclosed to a third party the written permission of the the standard chassis used in the EP14M/507. Board 3 (DC control circuitry) is 6" x 4.8" and it is connected to Board 1 by a 15 way cable. Board 3 is normally mounted without a chassis on the side panel of the EP14M/507. A 10 way cable is used to connect a two digit code switch to Board 3.

Internal and external RF connectors on the CH1/68 are type SMB and supply and switching connections are coloured feed-through terminals. All connections are on the end faces of the unit but monitor points and a pre-set control are on the top of the unit.

> Weight 21b.

8" x 5" x 11" + unmounted PCB Size 6" x 4.8".

### 3. ELECTRICAL:

### Output frequencies

Main (UHF)output 908MHz to 1284MHz at

intervals of 8MHz when phase

locked, or continuous on

sweep mode.

VHF Output 8MHz to 384MHz at intervals

of 8MHz when phase locked, or continuous on sweep mode.

### Input Required

) Normally obtain-0.5MHz, TTL Reference frequencies 900MHz, at -5dBm approx) ed from 0S2/526.

Supply Voltages +12 volts + 0.1 volts at 600 + 100MA

-12 volts + 0.1 volts at 60 + 10MA

### Output Levels

Main (UHF) output +8dBm + 3dB into 50-5-

VHF output -10dBm + 3dB into 50\_1\_

### Method of Setting Frequency

Two BCD code switches Main output frequency =900 + 8(N-20)MHzVHF output frequency = 8(N-20)MHz Where N is the number indicated.

> D.D.M.I. No. 5.528(74) Sheet 2 of 4 sheets

# This drawing/specification is the profession of the British Broadcasting Corporation and hidy not be reproduced or disclosed to a third party in any form without the written permission of the Corporation.

Spurious Outputs from PLB

(Main UHF output)

Harmonics of fout (lowest harmonic is 1816MHz) Better than -60dB relative to centre frequency.

(Better than -10dB 1 1 z (not measured accurately due to lack of equipment)

900MHz Breakthrough

Breakthrough from another synthesiser driven from the same 0S2/526 Better than -35dB relative to centre frequency.

Better than -55dB relative to centre frequency.

Other spurious outputs Better than -65dB relative to centre frequency.

Spurious Outputs from PLG

(VHE Output)

Better than -60dB relative to centre frequency.

Better than -20dB relative to centre frequency over the range 250MHz to 250MHz

Other spurious outputs

Better than -35dB relative to centre frequency.

Frequency Stability - Both Outputs

Long Term

Entirely determined by the long term stability of the 0S2/526 when the VCO is phase locked.

Better than <u>+</u> 10MHz for a constant input voltage applied to the sweep input over a temperature range from +20°C to 50°C.

Short Term(Doise)

Better than -45dB relative to centre frequency in a 1kHz bandwidth 20kHz from centre frequency. Better than -65dB relative to centre frequency in a 1kHz bandwidth more than 150kHz from centre frequency.

D.D.M.I. NO.5.258(74) Sheet 3 of 4 sheets

BBC

Iss. 2 14.7.76

Frequency Deviation (Noise)

Less than 300Hz RMS measured in a 15kHz bandwidth.

Sweep/Phase Locked Control

-12 volts applied to 'sweep/phase lock' input breaks the phase locked loop and connects the 'sweep' pin to the VCO.

Sweep Input

VCO tunes non-linearly over the range 908MHz to 1284MHz by applying voltages in the range ± 11 volts. Typically 908MHz = +9V and 1284MHz = -5.8V.

VCO Gain

Coarse varactor input at 900MHz

60MHz/V

at 1300MHz

5MHz/V

Fine Varactor Input

900MHz to 1300MHz Between 3 and 8MHz/V

he prod y of the name and may not be disparty in any form of the Corporation. British Broadcasting Corporation and reproduced or disclosed to a third party without the written permission of the This drawing/specification is the

D.D.M.I. NO. 5.258(74) Sheet 4 of 4 Sheets

# DESIGNS DEPARTMENT MANUFACTURING INFORMATION NO. 5.258(74)

# Oscillation Variable Frequency

# (Frequency Synthesiser)

# 053/507

# PRODUCTION TEST SCHEDULE

# 1. Drawings

Circuit

Assembly and Wiring

P.B. 3 Comp. Loc.

Codes and Frequencies

D 36141 A1

D 36142 A1

D 36153 A3

D 16262 A3

# 2. Test Equipment

Example

Power Supplies + and -12 volts at 1 amp

500kHz Oscillator, accuracy 1 part in 107, os2/526 noise better than -70dB in 1kHz B/W 20kHz from centre frequency. TTL output

900MHz Oscillator -5dBm into 50 accuracy 0S2/526 and noise as 500kHz oscillator

Oscilloscope and High impedance probe.

Bandwidth 35MHz

Telequipment D67

UHF Spectrum Analyser 1 - 1285MHz

Hewlett Packard 141T, 8554L. 8552B, 8558B.

Probe for Spectrum Analyser 5K x 100

Digital Voltmeter Solatron LM 1619

Power Meter Hewlett Packard 432A

Frequency Counter 900MHz to 1300MHz Hewlett Packard 5245L, 5254A

Attenuator variable in 1dB steps, Zo = 50

AVO 8

# 3. Mechanical Inspection

Check that the unit has been satisfactorily manufactured in accordance with the drawings. In particular check that there is enough clearance between the cases of the transistors and that the transistors in the VHF amplifier have been wired with the shortest possible leads. Check that none of the leadless disc capacitors are broken and that they are soldered securely.

D.D.M.I. NO. 5.258(74)
PRODUCTION TEST SCHEDULE
Sheet 1 of 12 Sheets

This drawing/specification is the profession of the British Broadcasting Corporation and may not be reproduced or disclosed to a third party in any form without the written permission of the Corporation.

# This drawing/specification is the process of the British Broadcasting Corporation and may not be reproduced or disclosed to a third party in any form without the written permission of the Corporation.

### 4. Alignment and Test

- 4.1 The parts of this test schedule marked with vertical lines contain circuit information and testing instructions which need only be carried out if a fault exists in the relevant part of the unit (single line), or if a test jig is not available (double line).
- 4.2 Code Converter, Demultiplexer and Digital to Analogue Converter (Board 3)

Plug Board 3 into the 15 way socket on the side of the test jig B (supplied by D.D.) and connect the lead from the test jig to the code switch lead from board 3. Connect positive and negative power supplies to the red and blue sockets on the side of the box (the black socket is earth), and gradually increase the voltages to + and -12 volts while monitoring the currents. The current consumption should be as follows:

+12 volts, code switch set to 20 - 80mA ± 10% +12 volts, code switch set to 21 - 60mA ± 10% -12 volts, any code switch setting - 7mA ± 30%

### 4.3 Code Converter

The light emitting diodes labelled 9, 10, 11, 12, 13 and 14 will now come on when the voltages on PLD 9 to 14 respectively are at logic 1. Set the code switch as shown in table 1 and check that the output code on PLD is correct.

4.4 If the output code is not correct check the voltage on 3D1; it should be 5.1 volts, ± 0.1 volts. If it is correct connect sockets 1, 2, 3, 4 and 5 to test points 3TP1, 2, 3, 4 and 5 respectively. Light emitting diodes 1, 2, 3, 4 and 5 will now indicate the state of the intermediate code. Set the code switch as shown in table 1 and note the intermediate code. If the intermediate code is correct the fault is in the binary adders (3IC4 and 3IC5) or associated circuitry, if it is wrong the fault is in the gates (3IC1, 3IC2 and 3IC3) or associated circuitry. For further investigations a probe connected to one of the sockets 1 to 5 may be used to discover the logic levels on other parts of the circuit; the associated LED comes on when the logic is at level '1', i.e. +5 volts.

D.D.M.I. NO. 5.258(74)
PRODUCTION TEST SCHEDULE
Sheet 2 of 12 Sheets

## TABLE 1

	11	Switch ting	Code Sw Outp			Inter	mediat	e Code			Ou	tput	Cod	e	
	Tens	Units	Tens MSB LSB	Units	3TP5	3TP4	3TP3	3TP2	3TP1	14	13	12	11	10	9
	2	1	0010	0001	1	1	1	1	1	0	0	0	0	0	0
	2	2	0010	0010	1	1	1	1	1	0	0	0	0	0	1
	2	3	0010	0011	1	1	1	1	1	0	0	0	0	1	0
	2	4	0010	0100	1	1	1	1	1	0	0	0	0	1	1
	2	5	0010	0101	1	1	1	1	1	0	0	0	1	0	0
	2	6	0010	0110	1	1	1	1	1	0	0	0.	1	0	1
U	2	7	0010	0111	1	1	1	1	1	0	0	0	1	1	0
	2	8	0010	1000	1	1	1	1	1	0	0	0	1	1	1
	2	9	0010	1001	1	1	1	1	1	0	0	1	0	0	0
	3	0	0011	0000	0	0	1	0	0	0	0	1	0	0	1
	3	1	0011	0001	0	0	1	0	0	0	0	1	0	1	0
	4	0	0100	0000	0	1	0	0	1	0	1	0	0	1	1
	4	2	0100	0010	0	1	0	0	1	0	1	0	1	0	1
	5	0	0101	0000	0	1	1	1	0	0	1	1	1	0	1
	5	3	0101	0011	0	1	1	1	0	1	0	0	0	0	0
	6	0	0110	0000	1	0	0	1	1	1	0	0	1	1	1
of the not ( ) y form	6	8	0110	1000	1	0	0	1	1	1	0	1	1	1	1
the p( rty of the ion and may not ) indice party in any form of the Corporation.			Ligh	ltiplexet t emitti	ng dio						n ta				
porati porati o a th			A (71 + 7	· Outp		ABLE 2									
ification of Corosed 1		1	Code Swite	h Number	.		LED		C	onnec	ted	to			
This drawing/specification is the planty of the British Broadcasting Corporation and may not reproduced or disclosed to a third party in any form without the written permission of the Corporation.			21 - 29 - 37 - 45 - 53 - 61 -	36 44 52 60		B C D	on onlon onlon onlon onlon onlon onlon onl	y y		PL PL PL	D 7 D 6 D 5 D 4				1

### 4.5 Demultiplexer

TABLE 2

Code Switch Number	LED	Connected to
21 - 28	A on only	PLD 7
29 - 36	B on only	PLD 6
37 - 44	C on only	PLD 5
45 - 52	D on only	PLD 4
53 - 60	E on only	PLD 3
61 - 68	All off	

BBC

D.D.M.I. No.5.258(74) PRODUCTION TEST SCHEDULE Sheet 3 of 12 Sheets

DS/SPA4

- 4.6 The demultiplexer produces a logic 1 (+5 volts) on one of 5 output pins according to the value of the 3 bit binary number connected to its input. The logic 1 on one of its output pins is used to switch on a transistor which acts as a constant current source of 0.5mA 0.1mA. If the light emitting diodes A to E do not come on as indicated above the fault is either in the demultiplexer 31C7, transistors 3TR13 to 3TR17 or their associated circuitry.
- 4.7 Digital to Analogue Converter.

  Disconnect SKD 8 wire (B/W) when testing without jig.

  Turn 3229 fully clockwise and connect a digital voltmeter between the green socket (which is connected to PLD 8) and -12 volts (blue socket). Set the code switch and adjust the potentiometers as shown in table 3.

# TABLE 3

Code Switch Setting	Adjust	For Voltmeter Reading
46	3R23	12 ± 0.2 volts
. 21	3R28	21 <sup>+</sup> 1 volt
68	3R28	3 - 1 volts, if necessa

- Now vary the code switch from 21 to 68 and check that the voltmeter reading changes by 0.4V ± 0.2V per step. If limiting occurs at both ends of the range turm 3R28 clockwise to reduce the voltage swing. The output voltages should now be within the tolerances shown in table 3 for channels 21 and 68; the tolerance for channel 46 is not important except as a starting point for setting 3R23 and 3R28. It has been found that the voltage step between code switch setting 52 and 53 is most likely to need adjustment. Therefore A.O.T. 3R10 on code switch setting 53 to give 0.4V less than code switch setting 52.
- 4.9 If the output voltage does not increase for every code switch increment the fault is in 3TR2, 4, 6, 8, 10 or 12 or their associated circuitry. For instance if the output only changes on alternate code switch settings the fault is associated with 3TR12, or if the output decreases instead of increasing on alternate code switch settings the fault is associated with 3TR10 and so on.

Re-Connect SKD 8 wire (B/W) if tested without J19.

- 4.10 Set 3R29 to approximately its mid position.
- 4.11 Code Converter, Demultiplexer and Digital to Analogue Converter (Board 3)
  Test Procedure without the use of a Test Jig.

Cohnect two BCD code switches to SKA and SKB and connect positive and negative power supplies to PLD 2 and PLD 15 respectively (PLD 1 is earth). Gradually increase the voltages to + and -12 volts while monitoring the currents. The current consumption should be as follows:

+12 volts 40mA + 10% -12 volts 7mA + 30%

> D.D.M.I. NO. 5.258(74) Production Test Schedule Sheet 4 of 12 sheets

This drawing/specification is the practy of the British Broadcasting Corporation and iay not reproduced or disclosed to a third party in any forwithout the written permission of the Corporation.

The code converter uses complementary metal oxide silicon integrated circuits which, in this circuit, should have a supply voltage of  $+5.1 \pm 0.1$  volts. The logic 1 level is equal to the supply voltage +0, -0.2 volts, and the logic 0 level is +0.1 volts  $\pm 0.1$  volts; however, the source impedance is in the region of 5K so a high impedance voltmeter should be used to measure the logic levels.

- 4.13 Set the code switch to the number shown in table 1 and check that the correct logic levels appear on PLD 9 to 14. If the output code is not correct check the intermediate code (see paragraph 4.4).
- 4.14 Demultiplexer

The demultiplexer produces a logic 1 on one of 5 output pins according to the value of the 3 bit binary number connected to its input. The logic 1 on one of its output pins is used to switch on a transistor which acts as a constant current source of 0.5mA ± 0.1mA. Check that the appropriate transistors is switched on by connecting an ammeter between its collector and +12 volts. The transistor should be switched on as shown in Table 4.

TABLE 4

Code Switch Numbers	Transistor Switched On	PLD
21 - 28	3TR17 only	7
29 - 36	3TR16 only	6
37 - 44	3TR15 only	5
45 - 52	3TR14 only	4
53 - 60	3TR13 only	3
61 - 68	None	

- 4.15 If the transistors do not come on as indicated above the fault is either in the demultiplexer 3IC7, transistors 3TR13 to 3TR17 or their associated circuitry.
- 4.16 Digital to Analogue Converter

Proceed as shown in paragraphs 4.7, 4.8, 4.9 and 4.10 but connect the voltmeter between -12 volts and PLD8.

D.D.M.I. NO. 5.258(74)
PRODUCTION TEST SCHEDULE
Sheet 5 of 12 Sheets

This drawing/specification is the precision by the British Broadcasting Corporation and may not be reproduced or disclosed to a third party in any form without the written permission of the Corporation.

Iss. 2 15.7.76

4.17 Printed Circuit Boards 1 and 2

Mount the OS3/507 chassis on a test jig A supplied by Designs Department and connect the coloured leads to their respective coloured feedthrough tags. Also connect the 500kHz output from the OS2/526 to PLA, and the 900MHz output to PLE via a ldB stepped attenuator. Connect PLD to the 15 way plug on test jig B, plug board three into the socket on test jig B and connect the lead from test jig B to SKA and SKB. Do not connect power supplies to test jig B as in the previous sections, instead connect positive and negative power supplies to the red and blue sockets on test jig A. Gradually increase the voltage to + and -12 volts while monitoring the currents. Jig consumption should be as follows:

+12 volts 720mA + 10% -12 volts 720mA + 10% (cold)

Check that the voltage on 1D12 (orange tag) is +5 volts  $\stackrel{+}{-}$  0.1 volts. NOTE: If test jig A is not available see paragraph 4.40.

4.18 Voltage Controlled Oscillator
Refer to D.D. 5.101(75) Designs Department Tech. memo.
Description of a System for Measuring the Gain Versus Centre Frequency

Description of a System for Measuring the Gain Versus Centre Frequency of a Voltage Controlled Oscillator (With Particular Reference to the OS3/507 VCO)

4.19 VHF Amplifier

Set the input level to PLE to -5dBm, connect PLC to PLF and connect a spectrum analyser to PLG.

analyser controls as follows:

Bandwidth 300kHz
Scan Width 50MHz/div
Video Filter 0ff
Input Attenuator 10dB
Reference Line Level 0dBm
Scan Time 2mS/div
Centre Frequency 250MHz

Switch on SA and adjust RA to tune the VCO over its full range. Check that the following specification is met.

D.D.M.I. NO. 5.258(74) Production Test Schedule Sheet 6 of 12 Sheets

sh Broadcasting Corporation and a not by oduced or disclosed to a third party h. any formout the written permission of the Corporation.

Issue 1 19.9.74

Iss. 2 14.7.76

Output Frequency range at 25 - 250MHz

Output level over the above frequency range

-6 - 4

Harmonics (relative to the fundamental)

better than -20dB

Other spurious outputs (relative to the fundamental)

better than -35dB

4.20 High Frequency Divider Chain

Connect an oscilloscope probe to 1IC7 pin 7, switch on SA and tune the VCO over the range 908 - 1284MHz. Check that the waveform on the oscilloscope indicates a mean level of  $+3.8 \pm$ 0.2 volts, is at least 0.8 volt peak to peak and varies in frequency from 0.5MHz to 24MHz.

- If the waveform on 1IC7 pin 7 is not correct check test points 1TP3 and 1TP4 and the junction of IC76 and 1R86. Use a 5K x 100 probe connected to a high frequency oscilloscope (B/W 500MHz) or a spectrum analyser. Table 5 gives typical waveforms and harmonic levels.
- 4.22 Programmable Divider

Set the code switch to 21 and connect an oscilloscope probe to the collector of TR20. Switch on SA and adjust RA to tune the VCO to 1000MHz + 5MHz (use a frequency counter connected to PLB). The waveform displayed should have a frequency of 6.2MHz and a peak to peak amplitude of 4 + 1 volts. Set the oscilloscope time base such that one cycle occupies 0.25 divisions then by setting the code switch to 22, 24, 28, 36 and 52 in turn, check that one cycle occupies 0.5, 1, 2, 4 and 8 divisions respectively. Repeat this test with the VCO set to 906MHz and 1290MHz. ICLB pin 9 - check square wave is present.

4.23 Frequency Detector and Phase Detector Inhibit

Set the code switch to 44, switch on SA and adjust RA to tune the VCO to 1092MHz + 5MHz (use a frequency counter connected to PLB), the frequency at the collector of TR20 should now be . 0.5MHz approximately. Connect an AVO set to 2.5 volts FSD between 1TP1 and 1TP2 then adjust 1R13 for zero volts, on AVO.

> D.D.M.I. NO. 5.258(74) PRODUCTION TEST SCHEDULE Sheet 7 of 12 Sheets

not be not be in any form Corporation. This drawing/specification is the British Broadcasting Corporation reproduced or disclosed to a third without the written permission of

TABLE 5

Typical Waveforms and Harmonic Levels Frequency at PLG + 10% Test Point Harmonic Number 8MHz 50MHz 380MHz 1.30 Junction of 1R86 and 1C76 -30d Bm -27d Bm -23d Bm 1 -60d Bm -57dBm -50d Bm 2 -60d Bm 3 -47dBm -43dBm 1 TP4 -40d Bm -31dBm -41dBm 1 -51dBm -54d Bm -43dBm 2 -42dBm -70d Bm -49dBm 3 -65d Bm -49d Bm -61dBm -58dBm -50d Bm 5 0.70 1 TP3 0.70 0.6v -31 d Bm -36d Bm -33dBm 1 -51 dBm -49d Bm -54d Bm 2 reproduced or disclosed to a third party in any form without the written permission of the Corporation. -54dBm -40d Bm -41dBm 3 -52dBm -60d Bm -54d Bm -47dBm -45d Bin 5 -54dBm -58d Bm 6 -49d Bm 7 -48d Bm 0.6 volt peak to peak square wave 1IC8 pin 3 1 volt peak to peak square wave 1IC7 pin 7

BBC

of t

This drawing/specification is the properitish Broadcasting Corporation and m.

D.D.M.I. NO. 5.258(74)
PRODUCTION TEST SCHEDULE
Sheet 8 of 12 Sheets

This drawing/specification is the prop of the British Broadcasting Corporation and m not be reproduced or disclosed to a third party in any form without the written permission of the Corporation.

- 4.24 The voltage on the wiper of 1R13 should now be equal to the mean d.c. voltage at the output of the monostable 1IC1b pin 9, and this should be +1 ± 0.3V.
- 4.25 Using an AVO check that the voltage relative to earth on 1TP1 decreases and on 1TP2 increases with VCO frequency and vice-versa.
- 4.26 Put LK1 in position L and adjust 1R19 so that the collector of 1TR3 is at +5V only when the VCO frequency is between about 1050MHz and 1150MHz, 1R19 controls the width of the window. Use RA to tune the VCO. Width of window must not be less than 100MHz.
- 4.27 Class 'D' Amplifier, Gain Control and Filter.

Put LK1 in position M, this 'disenables' 1IC2b and 'enables' 2IC2c which feeds the 500kHz reference signal from PLA to the class 'D' amplifier. Set the code switch to 21, connect an oscilloscope probe to SKL and adjust 3R29 to obtain a 500kHz square wave with an amplitude of 0.7 ± 0.2 volts peak to peak (ignore any overshoots). Increase the code switch setting and check that the peak to peak voltage on SKL increases by about 0.3 volts for each unit increase in the code switch setting, to a maximum of 16 ± 1 volts.

- 4.28 If the voltage on SKL does not vary as stated in 4.27 check that the voltage on SKD 8 varies from about -1 volt to -10 volts between channels 21 and 68. Also check that 1IC4 pin 6 varies from about +1 volt to +10 volts and that emitter followers 1TR7 and 1TR8 operate correctly. (N.B. The mean voltage at SKL should be +0.6V relative to earth when the mark space ratio is 50-50).
- 4.29 Variable Attenuator

Switch off SA, short the junction of 1R59, 1R60, 1R61 and 1R62 to earth, and connect an AVO 8 (10 volt range) between the filtercon 2C2 on the VCO (+ve lead) and the collectors (cases) of the transistor listed in Table 6. Check that the voltage drops to less than 0.5 volts as shown in the table.

Code Switch Number	Voltage 0.5 volts on 1 TR- only
21 to 28	19
29 to 36	18
37 to 44	17
45 to 52	16
53 to 60	None
61 to 68	None

Remove the short to earth.

D.D.N.I. NO. 5.258(74) Sheet 9 of 12 Sheets 4.30 Summing Integrator.

Switch on SA. Set the code switch to 44 and adjust RA to obtain an equal voltage on 1TPl and 1TP2. (Short TPl to TP2). Check that the voltage on 1IC5 pin 6 SKM is 0 - 0.2 volts, remove short TPl-2.4djust RA and check that the voltage varies between at least - 5 volts.

- 4.31 Set the code switch to 61, and vary RA so that the voltage on 11C5 pin 6 SKM varies by 0.1 volts. about 0V. Check that the voltage on the collector (case) of 1TR19 swings from at least+11.25 volts to -11V.
- 4.32 Closed Loop Operation.

Switch off SA and ensure that LKl is in position M. Switch on SA. The frequency detector should now pull the VCO to a frequency determined by the code switch. Set the code switch to 44 and adjust 1R13 to set the VCO to 1092MHz - 5MHz (use a frequency counter connected to PLB). Now change the code switch to all channels and check that the VCO is pulled to approximately 900 + 8 (N-20)MHz (where N is channel number).

- 4.33 If when channel 24 is selected the VCO is pulled below 900MHz it is probable that the fualt is in 1D15, 1D16, the light emitting diode or the phase lock lamp circuit. For the operation of this circuit see Technical Memorandum 5.91(74).
- 4.34 Put LKl in position L and set the code switch to 44, the VCO should now be phase locked at 1092MHz xHz, where x is determined by the stability of the 500kHz and 900MHz reference signals.
- 4.35 The following adjustments should be made when the unit is warm. (35°C +) Change the code switch to 24 and connect an oscilloscope to SKL, a 500kHz rectangular wave should now be displayed, and the phase lock lamp should be off. Adjust 1R13 to set voltage SKM to TR11b to approx. +0.65V. If instability occurs see section 4.37.
- 4.36 Using a frequency counter connected to the UHF (PLB) outputs, check that the VCO phase locks at the correct frequency for every code switch setting between 21 and 68. DSK 16262A3 shows most of the frequencies and codes in the synthesiser for all its output channels. If the VCO will not phase lock on channels 21, 22 and 23 repeat the procedure for setting 1R13 (given in 4.35) on channel 21. Also see 4.37.

Connect a spectrum analyser to the UHF (PLB) output and set the controls as follows:

Bandwidth 3kHz
Scan Width 20kHz/div
Video Filter 10Hz
Input\_attenuator 20dB
Reference line level Equal to main output level
Scan Time 1s/div
Centre Frequency Tune to output frequency


- 4.37 Due to variations in the gain of different samples of the voltage controlled oscillator (caused mainly by 2TR3, 2D2 and 2D3) the following adjustments are necessary,
  - 1. Select channel 21 or worst channel (sometimes 31) and examine the noise spectrum using the settings given above.

D.D.M.I.NO. 5.258(74) Production Test Schedule Sheet 10 of 12 sheets

This drawing/specification is the property of the British Broadcasting Corporation and it not be reproduced or disclosed to a third party in any form without the written permission of the Corporation.

Iss. 2 16.7.76

- 2. Disconnect 1R110 and use 3R29 to increase the square wave at SKL until it just becomes unstable. Its peak to peak voltage should be between 2 and 3 volts, if it is not adjust the resistor 1R115 and repeat the test.
- 3. Reconnect 1R110 (the feed to 2D3) and odjust 1R110 to make the square wave at SKL just unstable when its voltage is 1.5V p-p on channel 21. (Absolute min. 1.1V typ. 1.3V). Readjust the voltage to 7V p-p.
- 4. If the noise spectrum still does not meet the specification change 2D3 and repeat 1 to 3.



4.38 Short Term Frequency Stability

Connect a spectrum analyser to the UHF (PLB) output and set the controls as follows:-

Bandwidth 3kHz
Scan Width 20kHz/div
Video filter 10Hz
Input attenuator 20dB
Reference line level Equal to main output level
Scan time 1s/div
Centre Frequency Tune to output frequency

Check that the noise sidebands meet the following specification:

- (a) Better than -46dB relative to centre frequency level in a lkHz bandwidth 20kHz from centre frequency.
- (b) Better than -65dB relative to centre frequency level in a lkHz bandwidth more than 150kHz from centre frequency.

On some channels noise 'ears' will appear about 60kHz from the centre frequency, this is the natural resonant frequency of the phase loop. The 'ears' should be at least 55dB below the centre frequency level. Measure on all channels. NOTE: High channels worse; 64+ may be out of spec.

4.39 Spurious Sidebands

Connect a spectrum analyser to the UHF (PLB) output and set the controls as follows:

Bandwidth
Scan Width
Video Filter
Input Attenuator
Reference line level
Scan Time
Centre frequency

300kHz
0.5MHz/div
0ff
20dB
Equal to main output
As apropriate

Tune to output frequency


D.D.M.I. NO. 5.258(74) Production Test Schedule Sheet 11 of 12 sheets

BBC

Check that the 0.5, l and l.5MHz sidebands are at least 60dB below the centre frequency level. If the 0.5MHz sidebands are too large adjust the cores of 1L7 and 1L10 to obtain minimum sideband level. Measure on all channels typical value -70dB.

- 4.40 Phase Lock Lamp
  Check that the lamp comes on momentarily each time a new channel is selected.
- 4.41 The phase lock lamp should come on when the frequency detector is inhibiting the phase detector or when a large AC signal appears on the varactor diode. But it is switched off when RLA1 is energised so that the VCO may be swept without the lamp flickering.
- 4.42 Test Procedure without Test Jig A

  If test jig A is not available the following circuit should be constructed:




Now follow the test procedure starting at 4.17.


4.37 Set the code switch to channel 21 and decrease the level of the 900MHz signal applied to PLE until the synthesiser looses phase-lock, increase the level by ldB then check that the synthesiser will phase lock each time channel 21 is selected, note the level of the 900MHz signal. Set the code switch to channel 68 and increase the 900MHz level until the synthesiser looses phase lock, reduce the level by ldB and note the new level. Write the two noted levels on the top of the unit.

D.D.M.I. NO. 5.258(74) Production Test Schedule Sheet 12 of 12 Sheets

This drawing/specification is the pro rof the British Broadcasting Corporation and reproduced or disclosed to a third party ray forn, without the written permission of the Corporation.

		f																																																					
DS	B	-		F	his	This drawing/specification	wing	SIS	ecif	icat	ion		is the property	-	per		of t	the British	Bri	tish	-	7											0	53	15	507		2	1	1			*								D36142A	4 A			
/PLA4	BC	DO		2 2	isclo	disclosed to a permission of	10 0	T to	a third party	d pa	arty		and may not be reproduced or in any form without the written ation.	form	m with	tho	ut t	ut the written	writ	tten	. 1								0	0	11	OSCILLATOR, VARIABL PARTS LIST	PARTS	Z T	RI	ZIABLI LIST	十一	T.	FREGENCY	A H	NO	>								9	SHEET 1 OF 1	o.	SHEE	ETS	
			12	11	10	9	8	. 7	6	5	4	3	2				1																																140.	ITEM No.		1GE -74		ISS.	
	05		1 >	1	1	1	1	1	-	-	-		1				1 4										4 97																						OII	No. OFF	* AOOED. SPEC. ADOED,	E.O. 22.3.74	172	U	,
	CILLATO		K LABE	н	"	11	n	- 1)	Name and Address of the Owner, where the Owner, which the		BRAC	SCRE			REAR	BOX,	E CHAS				LABE		INDU	11/7/	- 11	11	n	h	D					-	LABE	LABÉ				P.B. I					DETA	-		CIRCU	EAGLE S		77EM 12** AD D 374/5A3 A D5K 16262 A3 8W.M.J.W. 17-4	ADDED 3 ADDED 43 ADDED 4-75		3	
ARTS LIST	OR, VARIABLE F	053/507	L	(1	· · · · · · · · · · · · · · · · · · ·	u	ıı	"	L, D32/93 A4 CP	ITING PLATE	212		ENING BOX, (FAC		LID	DRILLED TO	SIS, CHI/68 MODIF			: EO/OS3/507	L		CTORS	" "	<i>n n</i>	11 11	t n n	n n	h h	ASSEMBLY INFO	HER INFORMATION		The state of the s	AND FREQUENCIES		ORILLING	COMP. LOC.	" , COMP. SIDE	VIRING	RILLING	VIRING	PRILLING.	OMP. LOC.	IRING , tomp SIDE		MBLY & WIRING	5 LIST		DRAWING	D		7			
	REQENC		(OZA	1 3	11 3	" 3	11 3	11 1	DET 1.E			ET BUSHES	H INCLUDI				FIED AS I					THE RESIDENCE OF THE PERSON NAMED IN COLUMN 2 IS NOT THE PERSON NA														(" "	(11 /1		( 11 11	(11 11		THE RESERVE AND ADDRESS OF THE PARTY OF THE		(BD. No	(== 11				NUMBE	ESCRIP					
	,	,	KLING)	n,	11	li .	n	11	NGRAVE			BBC RE	NG 10-8				FOLLOWS					L/12017			CONTRACTOR OF THE PARTY AND TH			The Control of the Co										BORNOS CONTRACTOR DE LA	-				-	COMPANY TO THE REAL PROPERTY OF THE PARTY OF		CONTRACTOR		designation of the party of the party of	RS	TION	1				
APPD. M.T.E	TPD.	DRN. L.AL.	1 1	11	n	1)	u .	- 11	D TO			F 1-31203-108	BA BRASS HAN				:-			32.337.1	32193A4-C	3, 14 3 / 3 0 4	1,14B/302	33243A4	32215A4	32105A4	23478A4	A10140	EA10139	EA10137	EAIO484			SK 16262 A3	36466A4	36465A4	36153A3 36154A4	36152A2	36151A2	36150A4	36149A3 P	36148A4	36146A2	36145A2 36146A2	36144 A1	36143A1	36142A4	36141A1							
	D3	DESIN										2	ς .								P										RE										B. WIRING								ILL).	C'C'T REF.					
1 0F 19 SH	6142	GS DEPART	D36465A	- 11	1)	n	п	n .	n	п	11	D3617471	D36144A1		11	D36144A																								•	EARTH PLANE (BD.								_ 1	BBC REF. (					
	A4	MENT		11 12	11 11	11 10	11 9	" 8	11 7	н 6	11 5	# 4	DET 2		11 2	DET																									Nº2) D3741									OR DRG. N					
1	State State		7																								9						283								5 A3									10.		-			-






D 36148 A4 053/507 × (a) CUT BOARD TO EDGE OF COPPER MATERIAL: 1.5 MM THICK BAKELITE XYLONITE
SHEET TYPE H76FR/1/1 CLAD ON B
SIDES WITH COPPER 35 MICRONS TI
FINISH: TINNED
MANUFACTURED TO: D36145 A2, D36146 A2, D36147 A2 (a) (B) 190mm × 277mm (a) Frame Size Original (B) (3) PROJECTION ANGLE THIRD APPROXIMATE No, OF HOLES 664 0 unless otherwise t 1 mm t 0 3mm 0.1mm 0 All dimensions in millimetres Normal tolerences unless otherwise stated 0 two decimal places one decimal place no decimal place DEC Ø MM Ø 2.65 9.1 -0635 .052 -104 .040 DRILL No, not be reproduced or disclosed to a third party in any form without the written permission of is the property of the British Broadcasting Corporation and may 37 43 52 55 HOLE REF This drawing/specification UN CODED SCALE 1:1 V M U O O the Corporation SS 2 NO.1 CHANGE REDRAWN TO C.F. 11773 (2) BWM.11-4-75 DEPATMENT EQUIPMENT BWM DRN BBCTCD 36148 A4 CKD DS/A4 APPD

D.36150 A4

0S3/507 - PRINTED BOARD DRILLING

(BOARD No, 2)

REDRAWN TO	-
C.F. 11650(1)	3
B.W.M. 20-5-75	



CUT BOARD TO EDGE OF COPPER

MATERIAL: 1.5 MM THICK MICA & MICANITE LTD SHEET TYPE MG5/2/2 CLAD ON BOTH SIDES WITH COPPER 70MICRONS THICK

MANUFACTURED: TO D36149 A3 D37415 A3 FINISH: TINNED

2.65

0.1

.040

09

UN-CODED

Σ

DEC 104 -203

No, OR SIZE

HOLE REF

DRILL

13/64

8 V

DIAMETER

No, OF HOLES: 23 SCALE: 1:1


This drawing / specification is the property of the British Broadcasting Corporation and may not be reproduced or disclosed to a third party in any form without the written permission of the Corporation.

DS/A4

BOARD DRIL No 2) PRINT

DRN.	BWM	EQUIPMENT DEPARTMENT
TCD.		D 26450 A
CKD.	J.H.	D 36150 A
APPD		

0



Original Frame Size

BBG

ISS

277mm × 400mm

CHANGE

DS/A3

				1000	
TYPICAL VCO CONTROL VOLTAGE (BLUE PIN)	Volts Relative to Earth (±2V)	+10	+10	110	+
DECODER	Pulling Down PLD	7	7	7	4
OUTPUT	3TR — ON	17	17	17	14
OUTPUT CODE	PLD 9 LSB PLD10 PLD11 PLD12 PLD13 PLD14 MSB	000000	00000	00000	0 1 1 0 0 0
INTERMEDIATE CODE	A1 LSB 3TP1 3TP2 3TP3 3TP4 3TP5 MSB	4- 4- 4- 4-	4		010011
UNITS CODE SWITE	LSB MSB	0001	0010		0101
TENS CODE SWITC	LSB H MSB	0010	0010		0100
DIVISION RATIO PROGRAMMABLE DIVIDER		-	~		25
FREQUENCY AT IN OF PROGRAMMAB DIVIDER		0.5	0.		2.2
VHF OUTPUT FREQUEN	CY MH 2	00	16		200
OUTPUT FREQUEN	сү МНг	806	916		0
CHANNEL NO.	Code Switch Indication	1 =	22		25

$\rangle$		
	THIRD ANGLE PROJECTION	
	All dimensions in millimetres unless otl	ner-
	wise stated:	
	Normal tolerances	
	no decimal place:- ±1 mm one decimal place:- ±0.3mm	
	two decimal places:- ±0.3mm	
	unless otherwise stated	
	This drawing/specification is the propert	v of
	the British Broadcasting Corporation	
	may not be reproduced or disclosed t	o a
	third party in any form without the writ	ten

permission of the Corporation.

CODES AND FREQUENCIES IN OS3/507 (PARTI)

DRN.	TCD.	CKD.	APPD.
	BMB	VIE	orce
DES	IGNS DEPA	RTMENT	

DSK16262A3

H LTD L287.1